



(19) **United States**

(12) **Patent Application Publication**  
**Nabicht et al.**

(10) **Pub. No.: US 2016/0085252 A1**  
(43) **Pub. Date: Mar. 24, 2016**

(54) **METHOD AND SYSTEM FOR AN ADAPTIVE LOW-DROPOUT REGULATOR**

(52) **U.S. Cl.**  
CPC ..... **G05F 1/575** (2013.01)

(71) Applicant: **Entropic Communications, LLC.**,  
Carlsbad, CA (US)

(57) **ABSTRACT**

(72) Inventors: **Joseph Nabicht**, Carlsbad, CA (US);  
**Branislav Petrovic**, Carlsbad, CA (US)

(21) Appl. No.: **14/947,612**

(22) Filed: **Nov. 20, 2015**


**Related U.S. Application Data**

(63) Continuation of application No. 13/947,521, filed on Jul. 22, 2013, now Pat. No. 9,201,436.

**Publication Classification**

(51) **Int. Cl.**  
**G05F 1/575** (2006.01)

Methods and systems for a low-dropout regulator may comprise a voltage regulator comprising: (a) a pass transistor having a first terminal at a control gate, a voltage input at a second terminal, and a voltage output at a third terminal, and (b) an adaptive control circuit (ACC), electrically coupled to a reference voltage and each of the terminals of the pass transistor. The ACC may determine a  $\Delta V$  between the second and third terminals and cause an error signal to be applied to the first terminal to keep  $\Delta V$  essentially constant as the voltage input varies. The ACC may include a voltage summing circuit electrically coupled to the reference voltage and the input voltage to generate a comparison value. An error amplifier electrically coupled to the control gate and to the voltage summing circuit may generate the error signal from the comparison value and the output voltage.






FIG. 1  
Prior Art




FIG. 2  
Prior Art




FIG. 3




FIG. 4




FIG. 5




FIG. 6






FIG. 7



## METHOD AND SYSTEM FOR AN ADAPTIVE LOW-DROPOUT REGULATOR

### BACKGROUND

[0001] (1) Technical Field

[0002] This invention relates to electronic circuits, and more particularly to low dropout voltage regulator circuits.

[0003] (2) Background

[0004] A well-known type of voltage regulator circuit is a low-dropout (LDO) regulator, which is a DC linear voltage regulator which can operate with a very small input-output differential voltage and maintain a (substantially) constant output voltage  $V_{out}$  with respect to a varying input voltage  $V_{in}$ . Advantages of an LDO voltage regulator generally include a low minimum operating voltage and high efficiency operation.

[0005] FIG. 1 is a circuit diagram of a typical prior art low dropout voltage regulator circuit **100**. The main components of the LDO circuit **100** are an error amplifier **102** and a power field effect transistor (FET) **104**. The resistance of the FET **104**, and thus the amount of input voltage  $V_{in}$  passed across the FET **104** as an output voltage  $V_{out}$ , is determined by a control signal applied to the gate of the FET **104**. The term “dropout” refers to the minimum voltage difference  $\Delta V = V_{in} - V_{out}$  across the FET **104** at which an LDO regulator is still active before going into saturation.

[0006] In operation, one input of the error amplifier **102** monitors the fraction of  $V_{out}$  determined by the resistor ratio of  $R_1$  and  $R_2$ . The second input to the differential amplifier is a reference voltage  $V_{ref}$  from a stable voltage source (e.g., a bandgap reference). If the output voltage  $V_{out}$  varies too much relative to the reference voltage  $V_{ref}$ , the drive to the gate of the FET **104** changes to maintain a constant output voltage regardless of voltage excursions at  $V_{in}$  (within the circuit specifications). Filter capacitors  $C_{in}$  and  $C_{out}$  may be provided at the input and the output of the LDO circuit **100**, as is known in the art.

[0007] FIG. 2 is graph of input versus output voltage for a typical prior art low dropout voltage regulator circuit of the type shown in FIG. 1. Within the specifications of a particular circuit, variations of  $V_{in}$  from a minimum value  $V_{in\_min}$  to a maximum value  $V_{in\_max}$  result in an essentially constant voltage output  $V_{out}$  (graph line **202**) within the output specification range  $V_{out\_min}$  to  $V_{out\_max}$ . By design, the  $V_{out}$  target is typically in the middle of the output specification range, or is set closer to the lower specification limit  $V_{out\_min}$  to allow the use of higher dropout voltage LDO circuits.

[0008] One aspect of the LDO circuit **100** shown in FIG. 1 is that, with increasing input voltage  $V_{in}$ , regulating the output voltage  $V_{out}$  to a fixed value results in increasing  $\Delta V$  ( $\Delta V = V_{in} - V_{out}$ ); that is, as shown in FIG. 2,  $\Delta V$  (graph line **204**) increases proportionally with the input voltage  $V_{in}$ . As a result, the power dissipation  $P_{dissipation}$  inside the LDO circuit **100** also increases proportionally with  $\Delta V$ , since  $P_{dissipation} = I \times \Delta V$ , where  $I$  is the load current. Such increased dissipation in an LDO circuit is undesirable because it may increase thermal management complexity and cost of an electronic system or larger circuit utilizing one or more LDO circuits. Minimizing power dissipation is particularly important when an LDO circuit is integrated into circuitry that already is dissipating large amounts of power and/or where thermal management is difficult, as in enclosed, fanless applications.

[0009] Accordingly, there is thus a need for a low dropout voltage regulator circuit having lower power dissipation than conventional LDO regulator circuits. The present invention addresses this need.

### SUMMARY OF THE INVENTION

[0010] The invention encompasses an adaptive low dropout voltage regulator circuit having low power dissipation, and a method of regulating voltage while maintaining low power dissipation.

[0011] In considering the usage of LDO regulators in practical circuits, it was realized that the output voltage  $V_{out}$  need not be constant, but only need be maintained between the circuit specification parameters  $V_{out\_min}$  to  $V_{out\_max}$ . Accordingly, power dissipation in an LDO circuit can be controlled and held to a low value in comparison to prior art LDO circuits by designing an LDO circuit that maintains a constant voltage difference between  $V_{in}$  and  $V_{out}$ ; that is,  $\Delta V = V_{in} - V_{out}$  is held approximately constant rather than being linearly variable as a function of  $V_{in}$ . Thus, the output voltage  $V_{out}$  essentially tracks the input voltage  $V_{in}$  with an offset equal to  $\Delta V$ ;  $V_{out}$  increases as  $V_{in}$ , but is kept between the  $V_{out\_min}$  to  $V_{out\_max}$  circuit specification limits. An LDO regulator circuit designed with this concept in mind may be thought of as adapting  $V_{out}$  to  $V_{in}$  within a constrained output voltage range that need not be constant.

[0012] In one embodiment, an input voltage  $V_{in}$  is coupled to a pass transistor, which typically is a FET or JFET or a device with comparable characteristics. The resistance of the pass transistor, and thus the amount of input voltage  $V_{in}$  passed across the pass transistor as an output voltage  $V_{out}$ , is determined by a control signal applied to a control gate of the pass transistor. The control gate of the pass transistor is coupled to an error amplifier, the inputs of which are coupled to an adaptive control. The adaptive control is coupled to  $V_{in}$ ,  $V_{out}$ , and a reference voltage  $V_{ref}$  from a stable voltage source.

[0013] The purpose of the adaptive control is to compute or generate  $\Delta V$ , which is the difference between  $V_{in}$  and  $V_{out}$ , and compare  $\Delta V$  to  $V_{ref}$ . If  $\Delta V$  (as opposed to  $V_{out}$ ) varies too much relative to  $V_{ref}$ , the drive to the control gate of the pass transistor changes to maintain an essentially constant  $\Delta V$  regardless of voltage excursions at  $V_{in}$ , within circuit specifications. A variant of the LDO circuit allows  $\Delta V$  to vary at high values of  $V_{in}$  to maintain  $V_{out}$  within circuit specifications.

[0014] The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

### DESCRIPTION OF THE DRAWINGS

[0015] FIG. 1 is a circuit diagram of a typical prior art low dropout voltage regulator circuit.

[0016] FIG. 2 is graph of input versus output voltage for a typical prior art low dropout voltage regulator circuit of the type shown in FIG. 1.

[0017] FIG. 3 is a circuit diagram of a generalized adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention.



[0018] FIG. 4 is graph of input versus output voltage for an adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention.

[0019] FIG. 5 is a circuit diagram of a first particular adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention.

[0020] FIG. 6 is a circuit diagram of a second particular adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention.

[0021] FIG. 7 is a circuit diagram of a third particular adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention.

[0022] Like reference numbers and designations in the various drawings indicate like elements.

#### DETAILED DESCRIPTION OF THE INVENTION

[0023] The invention encompasses an adaptive low dropout voltage regulator circuit having low power dissipation, and a method of regulating voltage while maintaining low power dissipation.

[0024] In considering the usage of LDO regulators in practical circuits, it was realized that the output voltage  $V_{out}$  need not be constant (i.e., the output DC voltage does not need to be fixed), but only need be maintained between the circuit specification parameters  $V_{out\_min}$  to  $V_{out\_max}$ . Accordingly, power dissipation in an LDO circuit can be controlled and held to a low value in comparison to prior art LDO circuits by designing an LDO circuit that maintains a constant voltage difference between  $V_{in}$  and  $V_{out}$ ; that is,  $\Delta V = V_{in} - V_{out}$  is held approximately constant rather than being linearly variable as a function of  $V_{in}$ . Thus, the output voltage  $V_{out}$  essentially tracks the input voltage  $V_{in}$  with an offset equal to  $\Delta V$ ;  $V_{out}$  increases as  $V_{in}$ , but is kept between the  $V_{out\_min}$  to  $V_{out\_max}$  circuit specification limits. An LDO regulator circuit designed with this concept in mind may be thought of as adapting  $V_{out}$  to  $V_{in}$  within a constrained output voltage range that need not be constant.

[0025] FIG. 3 is a circuit diagram of a generalized adaptive low dropout voltage regulator (LDO) circuit 300 in accordance with one embodiment of the present invention. An input voltage  $V_{in}$  is coupled to a pass transistor 302, which typically is a FET or JFET or a device with comparable characteristics. The resistance of the pass transistor 302, and thus the amount of input voltage  $V_{in}$  passed across the pass transistor 302 as an output voltage  $V_{out}$ , is determined by a control signal applied to a control gate of the pass transistor 302.

[0026] The control gate of the pass transistor 302 is coupled to an error amplifier 304, the inputs of which are coupled to an adaptive control 306. The adaptive control is 306 coupled to  $V_{in}$ ,  $V_{out}$ , and a reference voltage  $V_{ref}$  from a stable voltage source (e.g., a bandgap reference). As in the prior art, filter capacitors (not shown) may be provided at the input and/or the output of the LDO circuit 300. All adaptive LDO circuit 300 components preferably are low power, and preferably much lower cumulatively than the power saved by the disclosed circuit.

[0027] The purpose of the adaptive control 306 is to compute or generate  $\Delta V$ , which is the difference between  $V_{in}$  and  $V_{out}$ , and compare  $\Delta V$  to  $V_{ref}$  ( $V_{ref}$  is the target value for  $\Delta V$ ). If the  $\Delta V$  (as opposed to  $V_{out}$ ) varies too much relative to  $V_{ref}$ , the drive to the control gate of the pass transistor 302 changes to maintain an essentially constant  $\Delta V$  regardless of voltage excursions at  $V_{in}$ , within circuit specifications (how-

ever, as noted in further detail below, a variant of the LDO circuit 300 allows  $\Delta V$  to vary at high values of  $V_{in}$  to maintain  $V_{out}$  within circuit specifications).

[0028] FIG. 4 is graph of input versus output voltage for an adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention. While the output voltage  $V_{out}$  (graph line 402) varies with  $V_{in}$ ,  $\Delta V$  is approximately constant. With  $\Delta V$  (graph line 404) essentially constant, the power dissipation  $P_{dissipation}$  inside the LDO circuit 300 is also essentially constant and substantially independent of  $V_{in}$ :  $P_{dissipation} = I * \Delta V \approx \text{constant}$  (depending on the load, the load current  $I$  may slightly increase with increased  $V_{out}$ , slightly increasing the LDO circuit dissipation, but this would be a second order effect).

[0029] As should be apparent from FIG. 4, the lower the value of  $\Delta V$ , the lower the power dissipation. By setting and maintaining  $\Delta V$  close to the minimum dropout capability of the LDO circuit 300 (below which dropout—that is, saturation and inability to regulate/track—will occur, taking into account a safety margin in the  $V_{in\_min}$  specification), a minimum possible power dissipation for a particular embodiment of the LDO circuit 300 can be achieved for all or most of the input voltage range.

[0030] In terms of control loop theory, the loop bandwidth of the adaptive LDO circuit 300 is set by the circuit parameters. In the preferred embodiment, the input is tracked inside the loop bandwidth (including DC), and energy outside the loop bandwidth is rejected. Thus, the LDO circuit 300 tracks input voltage within the loop bandwidth (preferred is narrow bandwidth tracking primarily DC) while regulating and rejecting input noise/ripple voltages at frequencies above the loop bandwidth (i.e., the circuit behaves like a low pass filter). Note that this is in contrast to prior art LDO circuits, which behave like high pass filters. If rejection of low frequency energy is desired (e.g., ripple rejection), an averaging circuit or a low pass filter such as an RC filter may be inserted in the input sensing line. This will prevent the loop from tracking the input inside the bandwidth of the RC filter, thus rejecting the energy in that bandwidth. The output will still track the input with a  $\Delta V$  offset, but will track only (moving) average changes, not rapid (near instantaneous) changes.

[0031] FIG. 5 is a circuit diagram of a first particular adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention, showing one implementation of the adaptive control 306 of FIG. 3. In the illustrated embodiment, a  $V_{ref}$  voltage and  $V_{in}$  are applied to a conventional voltage summing circuit 502 to generate a difference  $V_{out} = V_{in} - V_{ref}$ . That desired value for  $V_{out}$  is applied to one input of the error amplifier 304 as shown, and compared to the actual value of  $V_{out}$  applied to the other input of the error amplifier 304. Since  $V_{out} = V_{in} - \Delta V$ , and  $V_{out} = V_{in} - V_{ref}$ , the error amplifier 304 will drive the pass transistor 302 to keep – the voltage across the + and – terminals of the error amplifier close to zero, and thus  $\Delta V$  will be approximately equal to  $V_{ref}$ . In particular, if  $\Delta V$  varies too much relative to  $V_{ref}$ , the drive to the control gate of the pass transistor 302 changes to maintain an essentially constant  $\Delta V$ .

[0032] FIG. 6 is a circuit diagram of a second particular adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention, showing another implementation of the adaptive control 306 of FIG. 3. In the illustrated embodiment, a  $V_{ref}$  voltage and  $V_{out}$  are applied to a conventional voltage summing circuit 602 to generate a sum  $V_{in} = V_{out} + V_{ref}$ . That desired value for  $V_{out}$  is



applied to one input of the error amplifier **304** as shown, and compared to the actual value of  $V_{in}$  applied to the other input of the error amplifier **304**. Since  $V_{out} + \Delta V = V_{in}$ , and  $V_{in} = V_{out} + V_{ref}$ , the error amplifier **304** will drive the pass transistor **302** to keep  $-\Delta V$  approximately equal to  $V_{ref}$ . As in FIG. 5, if  $\Delta V$  varies too much relative to  $V_{ref}$ , the drive to the control gate of the pass transistor **302** changes to maintain an essentially constant  $\Delta V$ .

**[0033]** In either of the circuits of FIG. 5 or FIG. 6, an RC filter can be inserted in the input sense line, between  $V_{in}$  and the error amplifier **304**, to filter noise and ripple from the input line and provide rejection of such ripple and noise occurring inside the RC filter bandwidth of the loop at  $V_{out}$ .

**[0034]** In either of the embodiments shown in FIG. 5 or FIG. 6, resistive dividers may be used to scale  $V_{in}$  and  $V_{out}$  to be closer to the value of  $V_{ref}$ . In any case, good accuracy of  $V_{ref}$  and voltage sensing helps achieve more precise targets, maximizing power savings.

**[0035]** FIG. 7 is a circuit diagram of a third particular adaptive low dropout voltage regulator circuit in accordance with one embodiment of the present invention utilizing a digital adaptive control. In this alternative embodiment, the adaptive control **306** of FIG. 3 may comprise a low frequency/power analog to digital converter (ADC) **702** coupled to a digital signal processor **704**, which in turn is coupled to a digital to analog converter (DAC) **706** for driving the control gate of the pass transistor **302** (in this variant, the comparison function of the error amplifier **304** of FIG. 3, and filtering, if any, is performed within the digital signal processor **704**). The ADC **702** senses the values of  $V_{in}$  and  $V_{out}$  (the ADC **702** may be either one ADC multiplexing between  $V_{in}$  and  $V_{out}$ , or separate ADCs for  $V_{in}$  and  $V_{out}$ ). The digital values of  $V_{in}$  and  $V_{out}$  are then processed in the digital signal processor **704** to compute  $\Delta V$ , and the loop closed by using the DAC **706** to govern the control gate of the pass transistor **302** as a function of  $\Delta V$ . In this configuration, a separate  $V_{ref}$  signal is not needed, since  $\Delta V$  can be directly computed; it is implied that the ADC and DAC will have their own reference necessary for conversions.

**[0036]** Using a digital adaptive control provides additional flexibility to the circuit, such as by allowing taking into account a measured temperature of the LDO circuit **300** and/or the ambient temperature, and letting the power dissipation increase if the excess heat can be tolerated in view of such measurements.

**[0037]** Referring again to FIG. 4, the graph shows that, by a suitable implementation of the adaptive control **306**, the LDO circuit **300** can be configured so that if  $V_{out}$  ( $=V_{in} - \Delta V$ ) approaches the upper specification limit  $V_{out\_max}$ , then the circuit starts ramping up  $\Delta V$  (graph line **406**) so that  $V_{out}$  is kept below the  $V_{out\_max}$  (graph line **408**). Thus, when  $V_{out}$  approaches the  $V_{out\_max}$  specification limit (within a margin), the error signal transitions from being derived by comparing  $\Delta V$  to  $V_{ref}$ , to being derived by comparing  $V_{out}$  with  $V_{ref}$  in order to maintain  $V_{out}$  at or below  $V_{out\_max}$ . Implementing such a transition point is readily accomplished using the ADC/DAC embodiment discussed above with respect to FIG. 7. In this case, a soft, gradual transition between the two states can be achieved. Alternatively, the transition to constant-output voltage mode (i.e., a conventional mode of controlling  $V_{out}$  so as not to exceed the  $V_{out\_max}$  specification) can be achieved by cutting off the  $V_{in}$  feed to the error amplifier **304** and changing  $V_{ref}$  (e.g., by changing the scaling of  $V_{ref}$ , or scaling  $V_{out}$ ) to the requisite value for the target value

of  $V_{out}$ . This transition action may be triggered by a  $V_{out}$  sensing circuit (not shown) comprising a comparator with hysteresis to prevent chattering and absorb any  $V_{out}$  changes due to inaccuracies in sensing/scaling of the voltages.

**[0038]** As an example of the advantages of the invention over the prior art for particular embodiments, consider a circuit specification requiring the following values:  $V_{in\_min} = 5.1V$ ,  $V_{in\_max} = 5.6V$ ;  $V_{out\_min} = 4.8V$ ,  $V_{out\_max} = 5.3V$ . Assuming a 0.2V dropout LDO pass transistor and 100 mA load current, then the following results are typical:

**[0039]** Prior art circuit:

**[0040]**  $V_{out} = 4.9V$  (0.1V above the  $V_{out\_min}$ , achievable with the given dropout voltage);

**[0041]** LDO Pdissipation at  $V_{in\_min} = 0.2V * 100 mA = 20 mW$ ;

**[0042]** LDO Pdissipation at  $V_{in\_max} = 0.7V * 100 mA = 70 mW$ .

**[0043]** For an embodiment of the adaptive LDO in accordance with the present invention:

**[0044]**  $V_{out} = 4.9V$  at  $V_{in\_min}$ ;

**[0045]** LDO Pdissipation at  $V_{in\_min} = 0.2V * 100 mA = 20 mW$ ;

**[0046]**  $V_{out} = 5.3V$  at  $V_{in\_max}$ ;

**[0047]** LDO dissipation at  $V_{in\_max} = 0.3V * 100 mA = 30 mW$ .

**[0048]** Thus, an embodiment of the present invention can achieve more than a factor of two improvement in power dissipation at  $V_{in\_max}$ , saving 40 mW in the above example (70 mW for the prior art circuit versus 30 mW for the example embodiment of the present invention). Of note, the savings scales up with current: for example, with a 1 A load, the saving is 400 mW, which is particularly significant for integrated circuit embodiments of the invention. Quite importantly, the prior art circuit will consume more power for any excursion of  $V_{in}$  above  $V_{in\_min}$ , while the adaptive LDO of the present invention stays at minimum power dissipation for most values of  $V_{in}$ , rising only as  $V_{in}$  approaches fairly closely to  $V_{in\_max}$  (if the circuit is designed to allow  $\Delta V$  to vary at higher input voltages, as described above).

**[0049]** The invention also encompasses several methods of regulating voltage while maintaining low power dissipation. In one embodiment, the method includes:

**[0050]** determining the difference  $\Delta V$  between a voltage input to a pass transistor and a voltage output of the pass transistor; and

**[0051]** controlling the power dissipation of the pass transistor as a function of  $\Delta V$  so as to maintain such power dissipation approximately constant as the voltage input varies.

**[0052]** In another embodiment, the method of regulating voltage includes:

**[0053]** determining the difference  $\Delta V$  between a voltage input to a pass transistor and a voltage output of the pass transistor; and

**[0054]** controlling the pass transistor as a function of  $\Delta V$  so as to maintain  $\Delta V$  approximately constant as the voltage input varies.

**[0055]** In still another embodiment, the method of regulating voltage includes:

**[0056]** providing a pass transistor having a control gate, a voltage input, and a voltage output;

**[0057]** providing adaptive control circuitry, electrically coupled to the control gate of the pass transistor, the voltage input, and the voltage output, for determining



the difference  $\Delta V$  between the voltage input to the pass transistor and the voltage output of the pass transistor; and

**[0058]** applying an error signal derived from the adaptive control circuitry to the control gate of the pass transistor to keep  $\Delta V$  essentially constant as the voltage input varies.

**[0059]** These methods may further include filtering the voltage input before determining  $\Delta V$  in order to track only moving average changes to the voltage input, as noted with respect to the circuit description above.

**[0060]** A number of embodiments of the invention have been described. It is to be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, some of the steps described above may be order independent, and thus can be performed in an order different from that described. It is to be understood that the foregoing description is intended to illustrate and not to limit the scope of the invention, which is defined by the scope of the following claims, and that other embodiments are within the scope of the claims.

**1-12.** (canceled)

**13.** A system for voltage regulation, the system comprising:

a voltage regulator comprising:

- (a) a pass transistor having a first terminal at a control gate, a voltage input at a second terminal, and a voltage output at a third terminal; and
- (b) an adaptive control circuit, electrically coupled to a reference voltage and the first, second, and third terminals of the pass transistor, the adaptive control circuit determining a difference  $\Delta V$  between the second and third terminals of the pass transistor, and causing an error signal to be applied to the first terminal of the pass transistor to keep  $\Delta V$  essentially constant as the voltage input varies.

**14.** The system of claim **13**, wherein the adaptive control circuit comprises:

- a voltage summing circuit electrically coupled to the reference voltage and the input voltage said voltage summing circuit generating a comparison value, and
- an error amplifier, electrically coupled to the control gate of the pass transistor and to the voltage summing circuit, for generating the error signal from the comparison value and the output voltage.

**15.** The system of claim **13**, wherein the adaptive control circuit comprises:

- a voltage summing circuit electrically coupled to the reference voltage and the third terminal of the pass transistor, said voltage summing circuit generating a comparison value, and
- an error amplifier, electrically coupled to the first terminal of the pass transistor and to the voltage summing circuit, for generating the error signal from the comparison value and the input voltage.

**16.** The system of claim **13**, wherein the voltage regulator is operable to filter the voltage input before determining  $\Delta V$  in order to track only moving average changes to the voltage input.

**17.** The system of claim **13**, wherein the pass transistor comprises a metal-oxide semiconductor transistor.

**18.** The system of claim **13**, wherein the reference voltage comprises a bandgap reference.

**19.** The system of claim **13**, wherein the voltage regulator acts as a low-pass filter, regulating input voltages within a loop bandwidth and rejecting input noise and/or ripple voltages above the loop bandwidth.

**20.** A method of voltage regulation, the method comprising:

in a voltage regulator comprising a pass transistor having a first terminal at a control gate, a voltage input at a second terminal, and a voltage output at a third terminal:

- (a) determining a difference  $\Delta V$  between the second and third terminals of the pass transistor utilizing an adaptive control circuit coupled to a reference voltage and to the first terminal of the pass transistor; and
- (b) controlling the power dissipation of the pass transistor as a function of  $\Delta V$  utilizing the adaptive control circuit by applying an error signal to the first terminal of the pass transistor so as to maintain such power dissipation approximately constant as the voltage input varies.

**21.** The method of claim **20**, comprising filtering the voltage input before determining  $\Delta V$  in order to track only moving average changes to the voltage input.

**22.** The method of claim **20**, wherein controlling the power dissipation of the pass transistor as a function of  $\Delta V$  comprises maintaining  $\Delta V$  approximately constant as the voltage input varies.

**23.** The method of claim **20**, wherein the pass transistor comprises a metal-oxide semiconductor transistor.

**24.** The method of claim **20**, wherein the reference voltage comprises a bandgap reference.

**25.** The method of claim **20**, wherein the adaptive control circuit comprises:

- a voltage summing circuit electrically coupled to the reference voltage and the second terminal of the pass transistor, said voltage summing circuit generating a comparison value, and
- an error amplifier, electrically coupled to the first terminal of the pass transistor and to the voltage summing circuit, for generating the error signal from the comparison value and the output voltage.

**26.** The method of claim **20**, wherein the adaptive control circuit comprises:

- a voltage summing circuit electrically coupled to the reference voltage and the output voltage, said voltage summing circuit generating a comparison value, and
- an error amplifier, electrically coupled to the first terminal of the pass transistor and to the voltage summing circuit, for generating the error signal from the comparison value and the input voltage.

**27.** A method of regulating voltage in an adaptive low dropout voltage regulator circuit while maintaining low power dissipation, including:

- (a) providing a pass transistor having a first terminal at a control gate, a voltage input at a second terminal, and a voltage output at a third terminal;
- (b) providing adaptive control circuitry, electrically coupled to a reference voltage and the first, second, and third terminals of the pass transistor, the adaptive control circuitry for determining a difference  $\Delta V$  between the second and third terminals of the pass transistor; and
- (c) applying an error signal derived from the adaptive control circuitry to the control gate of the pass transistor to keep  $\Delta V$  essentially constant as the voltage input varies.

**28.** The method of claim **27**, comprising filtering the voltage input before determining  $\Delta V$  in order to track only moving average changes to the voltage input.

**29.** The method of claim **27**, wherein the reference voltage comprises a bandgap reference.

**30.** The method of claim **27**, wherein the pass transistor comprises a metal-oxide semiconductor transistor.

**31.** The method of claim **27**, wherein the adaptive control circuit comprises:

- a voltage summing circuit electrically coupled to the reference voltage and the input voltage, said voltage summing circuit generating a comparison value, and
- an error amplifier, electrically coupled to the control gate of the pass transistor and to the voltage summing circuit, for generating the error signal from the comparison value and the output voltage

**32.** The method of claim **27**, wherein the adaptive control circuit comprises:

- a voltage summing circuit electrically coupled to the reference voltage and the output voltage, said voltage summing circuit generating a comparison value, and
- an error amplifier, electrically coupled to the control gate of the pass transistor and to the voltage summing circuit, for generating the error signal from the comparison value and the input voltage.

\* \* \* \* \*